RAM remains one of the principal drains on a smartphone's battery: it's almost always in use, and it saps power even when its host device is idle in a pocket. Toshiba hasn't eliminated that demand entirely, but its new SRAM (not yet pictured here) is intelligent enough to cut a lot of the waste. The memory can better predict what power it's going to need while it's active, and includes a smarter retention circuit that occasionally wakes up to tweak buffer size while it's on standby. While these sound all too abstract, they should lead to some very tangible gains. Toshiba estimates that the SRAM chews up 27 percent less power when live, and 85 percent less when it's just waiting for action. The company doesn't yet know when the RAM will reach finished devices, but we're hoping it's soon when even mainstream phones like the Optimus F7 will ship with 2GB of RAM; that energy draw isn't going down all by itself.
Toshiba Develops Low Power Technology for Embedded SRAM
-27% active power reduction and 85% standby power reduction is confirmed-
International Solid-State Circuits Conference 2013
TOKYO--(BUSINESS WIRE)--Toshiba Corporation (TOKYO:6502) today announced the development of an innovative low-power technology for embedded SRAM for application in smart phones and other mobile products. The new technology reduces active and standby power in temperatures ranging from room temperature (RT) to high temperature (HT) by using a bit line power calculator (BLPC) and a digitally controllable retention circuit (DCRC). A prototype has been confirmed to reduce active and standby power consumption at 25°C by 27% and 85%, respectively.
Toshiba presented this development at the 2013 International Solid-State Circuit Conference in San Francisco, CA on February 20(1).
Longer battery life requires lower power consumption in both high performance and low performance modes (MP3 decoding, background processing, etc.). As low performance applications require only tens of MHz operation, SRAM temperature remains around RT, where active and leakage power consumptions are comparable. Given this, the key issue is to reduce active and standby power from HT to RT.
Toshiba's new technology applies a BLPC and DCRC. The BLPC predicts power consumption of bit lines by using replicated bit lines to monitor the frequency of the ring oscillator. It minimizes the active power of the SRAM in certain conditions by monitoring the current consumption of the SRAM rest circuits. The DCRC greatly decreases standby power in the retention circuit by periodically activating itself to update the size of the buffer of the retention driver.
Toshiba will continue to develop technologies that contribute to high performance, low power system LSI for mobile products.
Notes: (1) Number: 18.3, "A 27% Active and 85% Standby Power Reduction in Dual-Power-Supply SRAM Using BL Power Calculator and Digitally Controllable Retention Circuit"