Researchers take nanowire transistors vertical, double up on density
![](https://s.yimg.com/ny/api/res/1.2/d7ic3nTJE9hbpazfIxwEXw--/YXBwaWQ9aGlnaGxhbmRlcjt3PTQyMDtoPTM0OQ--/https://s.yimg.com/uu/api/res/1.2/J7kf_TFbrhRLy.IpBFlXLQ--~B/aD0xOTU7dz0yMzU7YXBwaWQ9eXRhY2h5b24-/https://www.blogcdn.com/www.engadget.com/media/2012/06/nanowire-transistor-06-21-12-01-1340268636.jpg)
3D silicon is all the rage, and now nanowire transistors have further potential to keep Moore's Law on life support. Researchers at A*STAR have found a way to double the number of transistors on a chip by placing the atomic-scale wires vertically, rather than in the run-of-the-mill planar mode, creating two "wrap-around gates" that put a pair of transistors on a single nanowire. In the future, the tech could be merged with tunnel field effect transistors -- which use dissimilar semiconductor materials -- to create a markedly denser design. That combo would also burn a miniscule percentage of the power required conventionally, according to the scientists, making it useful for low-powered processors, logic boards and non-volatile memory, for starters. So, a certain Intel founder might keep being right after all, at least for a few years more.